Jain S, Chatterjee AK. Nand gate architectures for memory decoder. IJCT [Internet]. 2013 Jun. 5 [cited 2025 Dec. 5];7(2):610-4. Available from: https://www.rajpub.com/index.php/ijct/article/view/3464